



Impact of Write-Allocate Elimination for Graph Analytics on Ookami

Yan Kang (PSU, ybk5166@psu.edu), Sayan Ghosh (PNNL, sg0@pnnl.gov) Mahmut Kandemir (PSU)

2nd Ookami User Group Meeting







Motivation



If the cache line is going to be overwritten anyway, what is the point of the read?

How can we get rid of this spurious read operation and what would it take?

Will it improve performance of applications, by how much?







What is Write-Allocate Elimination?

Write-Allocate: Allocate a cache line for new data

Evasion: [Hardware detects if cache line is going to be overwritten] store cache line directly in memory (Intel, non-temporal stores, compiler hints or automatic SpecI2M)

Elimination: [Hardware detects if cache line is going to be overwritten] directly write an L2 cache line with zeroes, processor loads cache line avoiding memory read

Fujitsu A64FX: Performs "zero filling" through a special 64-bit instruction (DC ZVA) in the ARMv8-A



ege of Engineering

Read Dr. Georg Hager's blog post and paper: https://blogs.fau.de/hager/archives/8997 https://onlinelibrary.wiley.com/doi/10.1002/cpe.6512





Zero Filling in Fujitsu A64FX



"zero fill" on L2 Cache: Upon receiving the DC ZVA request, the L2 cache secures the cache line corresponding to the specified virtual address and writes zero data

"zero fill" on L1 Cache: zero data is written after data in the L1 cache is written back to the L2 cache.







the

Zero Filling in Fujitsu A64FX

College of Engineering

Without ZFILL



Saving memory traffic means improving memory b/w, what's that benchmark to study "sustainable main memory b/w"?



"zero fill" on L1 Cache: zero data is written after data in the L1 cache is written back to the L2 cache.







Benchmarking decisions

- STREAM is "best case" memory b/w benchmark
 - Does not represent irregular cases, most applications
- Graphs irregular memory accesses
 - Applications perform repetitive *neighborhood accesses*
- NEVE is a benchmark, like STREAM for graphs (has COPY, SUM and MAX) - |V|*|E|*#ops / t

Input: G = (V, E), (undirected) graph G.

Can return MB/s!

- 1: for $v \in V$ do
- 2: **for** $u \in adj(v)$ **do** {Neighbors of v}
- 3: {Perform some work with $\{v, u\}$ }





Sayan Ghosh, Nathan R. Tallent, and Mahantesh Halappanavar. "Characterizing performance of graph neighborhood communication patterns." *IEEE Transactions on Parallel and Distributed Systems* 33.4 (2021): 915-928.

perf events





Explicit "Zero Fill" formulation for graph neighborhood accesses



PennState College of Engineerir

fill" for degree accumulation.

https://gitlab.com/arm-hpc/training/arm-sve-tools/-/tree/master/06 A64FX/02 stream/04 stream zfill





Benchmarks and applications for evaluations

Benchmark Scenarios	Tested Kernels
STREAM	Сору
	Scale
	Add
	Triad
Graph Neighborhood Kernels	Add
	Сору
	Max

Expect STREAM to be the best case!

PennState

College of Engineering

Application scenarios	Targeted kernels
Graph500 Breadth First Search [22]	Next frontier list update is similar to graph neighborhood Copy.
Louvain graph clustering [11]	Modularity computation requires summing data, sim- ilar to graph neighborhood Add.
GAI	P benchmark suite [5]
Breadth First Search (BFS)	Next frontier list update is similar to graph neighbor- hood Copy.
PageRank (PR and PR(SPMV))	Score update is similar to STREAM Copy.
Connected Components (CC and CC(SV))	Singleton partition assignment is similar to STREAM Copy.
Betweenness Centrality (BC)	Aggregation of betweenness scores similar to graph neighborhood Add.





http://gap.cs.berkeley.edu/benchmark.html

https://github.com/sg0/louvain-offload https://github.com/sg0/gapbs https://github.com/sg0/graph500 https://github.com/sg0/neve



STREAM benchmark evaluations (GCC, ARM and FCC)



Figure 5: Performance of STREAM (GB/s, *more* is better) across compilers for regular and "zero fill" (red broken lines) versions.

PennState

College of Engineering

PennState High Performance Computing Lab



Graph benchmark evaluations (GCC, ARM and FCC)



Figure 7: Performance of graph neighborhood kernels (GB/s, *more* is better) across compilers and graphs for regular and "zero fill" versions. Text in blue indicates performance degradation in percentage for "zero fill" version, whereas red indicates a relative performance improvement.

- Used different graphs implies different structure/work-per-loop
- ZFILL: degradation of up to 28% but also up to 90% improvement (FCC)
- Fujitsu: Irregularities with ADD kernel >4x memory writes, 3 extra instructions to perform ADD operation compared to GCC/ARM!







Graph Application Evaluations





- Does not improve performance where there is limited work in the ZFILL section
- ~10% improvement when there is sufficient work





"zero fill" (% improvements) under different graphs.



"zero fill" (% improvements) under different graphs.

Figure 15: Performance of GAP BC benchmark for regular and "zero fill" (% improvements) under different graphs.

Observations

- NEVE exhibit about 2–5x performance degradation compared to STREAM
- Fujitsu ZFILL-implicit on Graph500 BFS demonstrate 7–17% improvement
 - Compared to 3–11% improvement for explicit version (compiler can win here!)
- Median improvement of 5–9% GAP PR and CC benchmarks

Figure 17: Zero Fill % improvement quantities for benchmarks and applications across various graphs and compilers.

Performance variabilities for irregular workloads on Ookami

Selfish Detour benchmark indicates noise

FX700 vs. FX1000 (in terms of performance events availability)

L2 events, FX700 (Ookami)

> [sayaghosh@fj002 ~]\$ perf list grep -i l2	
l2d_cache OR armv8_pmuv3_0/l2d_cache/	[Kerne
PMU event]	
l2d_cache_refill OR armv8_pmuv3_0/l2d_cache_refill/	[Kernel
PMU event]	
l2d_cache_wb OR armv8_pmuv3_0/l2d_cache_wb/	[Kernel
PMU event]	
l2d_tlb OR armv8_pmuv3_0/l2d_tlb/	[Kernel
PMU event]	
<pre>l2d_tlb_refill OR armv8_pmuv3_0/l2d_tlb_refill/</pre>	[Kernel
PMU event]	
l2i_tlb OR armv8_pmuv3_0/l2i_tlb/	[Kerne
PMU event]	
l2i_tlb_refill OR armv8_pmuv3_0/l2i_tlb_refill/	[Kernel
PMU event]	

PennState College of Engineering

L2 events, FX1000 (Fugaku) [via Jens Domke, RIKEN]

nel	[u10016@e29-3210s ~]\$ perf list grep -i l2
	ea_I2 [This event counts energy consumption per cycle of L2 cache]
ام	I2 miss count [This event counts the number of times of L2 cache miss]
	l2_miss_wait [This event counts outstanding L2 cache miss requests per cycle]
	I2d cache
el	I2d_cache_mibmch_prf [an L2 cache refill buffer allocated by demand access]
	l2d_cache_refill
el	l2d_cache_refill_dm [This event counts L2D_CACHE_REFILL caused by demand access]
	I2d_cache_refill_hwprf [This event counts L2D_CACHE_REFILL caused by hardware prefetch]
	l2d_cache_refill_prf [This event counts L2D_CACHE_REFILL caused by software or hardware
el	I2d_cache_swap_local [This event counts operations where demand access hits an L2 cache
	I2d_cache_wb
nel	l2d_swap_dm [This event counts operations where demand access hits an L2 cache
	I2d_tb
	I2d_tlb_refill
e	
	I2hwpf_ini_alloc_pf[inis event counts allocation type prefetch injection requests to L2
	izhwpi_ini_noanoc_pi [Lz cache generated by naroware preference]
	I2hwpi_other [This event counts pretect requests to L2 cache generated by the other 2hwmf_stream of [This event counts streaming prefetch requests to L2 cache generated by for L1D cache L2
	cache and memory access
	L1D cache 12 cache and memory access
	In cache, L2 cache and memory access
	ld comp wait 12 miss ex
	2 pipe comp all [This event counts completed requests in L2 cache pipeline]
	2 pipe comp of 12mib mch [an L2 cache refill buffer allocated by demand access]
	12 pipe val [This event counts valid cycles of L2 cache pipeline]

Thanks

- PNNL LDRD Data Model-Convergence
- DOE ASCR Advanced Memory to Support Artificial Intelligence for Science (AIAMS, PI: Andrés Márquez, PNNL)
- Penn State HPCL (Prof. Mahmut Kandemir)
- Ookami testbed support (Eva and team)

